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We study the electrostatic coupling in the silicon double quantum dot (DQD) structure as a key building block for a charge-
based quantum computer and a quantum cellular automaton (QCA). We realize the three interdot coupling regimes of the
DQD structure only by optimizing the DQD design and the thermal oxidation condition. We then demonstrate that the
electrostatic coupling between DQDs can be modulated by tuning the negative voltage of the side gate electrode. Note that the
interdot coupling was largely modulated with a small decrease in the gate voltage from 0 to  100mV because our structure
initially has the DQD geometry. Furthermore, the device fabrication is compatible with the conventional silicon
complementary metal–oxide–semiconductor (CMOS) process. This structure is suitable for the future integration of CMOS
devices. In addition, we show the derivation of the DQDs’ capacitances, including the gate cross capacitances, as a function of
the spacing between the two adjacent charge triple points. By using these capacitances, the electron transport properties of the
DQD structure are simulated, and the modulation of the electrostatic coupling is successfully simulated as the change of the
total capacitance in DQDs. [DOI: 10.1143/JJAP.47.4820]
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1. Introduction
In recent years, semiconductor double quantum dot
(DQD) structures have attracted much attention as a building
block for the solid-state quantum computer.1) While there
are several studies2–5) focusing on the qubit, which is the
basic component for the quantum computer, one of the
candidates is the electronic states in DQDs. The coherent
manipulation of the electronic states in DQDs has been
studied by using several materials such as the GaAs/AlGaAs
heterostructure6) and the silicon isolated DQD.7) Silicon
qubits have a great advantage in realizing the future
quantum circuit because of their compatibility with the
conventional silicon complementary metal–oxide–semicon-
ductor (CMOS) process. However, the decoherence time of
the silicon qubit of about 200ns is not enough for the  104
operations that are required for the fault-tolerant quantum
computation.7) To address this problem, it is necessary to
improve the decoherence time itself or decrease the gate
operation time. One possibility for realizing these improve-
ments is to increase the interdot coupling,7) which leads to
wide two-level splitting. The modulation of the interdot
coupling results in several advantages for the qubit oper-
ation. First, when the two-level splitting increases, the
coherent oscillation that is realized in the electron state
qubits becomes fast, with the frequency corresponding to the
angular frequency of Larmor Precession given by   ¼ ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
"2 þ  2 p
=h  , where " is the energy diﬀerence between the
uncoupled charge state, and   is the two-level splitting.6)
Consequently, the qubit operation becomes fast. Second, the
wide two-level splitting reduces the inﬂuence of the thermal
ﬂuctuation, which may result in the improvement of
decoherence time. Finally, if the energy of the small phonon
density of states corresponds to the electron energy diﬀer-
ence of two levels, it is possible to reduce the electron–
phonon interaction, thereby leading to the reduction of
decoherence time. Moreover, the DQD structure is the basic
component for the QCA.8) It is very important to control the
coupling between two dots because electron switching in the
double dot is necessary. There are two methods to increase
interdot coupling. One is by scaling down the size of the
DQD. When the DQDs’ size becomes smaller, the super-
position of the electron wave function between each dot
becomes stronger. This leads to the wider two-level splitting.
Another is the tuning of the interdot coupling by using the
gate voltage.
In this paper, we discuss the modulation of the coupling
between the two dots. Actually, we demonstrate the tuning
of the electrostatic coupling within the orthodox theory
through the electronic property of the silicon DQD structures
connected to the source and the drain lead. If the dot size is
suﬃciently small in the extent of the electron wave function,
the modulation of the electrostatic coupling must lead the
change in the two-level splitting. We can observe the three
regimes of the interdot coupling (weak, intermediate, and
strong coupling) in the DQD structure only by optimizing
the DQD design and the thermal oxidation condition.
Furthermore, we modulate the electrostatic coupling in the
DQD structures by using the negative voltage of the side
gate electrode. While it has been reported that the coupling
of the DQD structure in group IV materials (Si or Ge) was
controlled with the top-gate,9,10) we realize the control of the
coupling with the low voltage of the side gate electrode
because our structure initially has the DQD geometry. In
addition, because our DQD device has a more compact
structure than that of the top-gate devices, it is suitable for
integration of the DQD structures with not only the charge
sensor7) but also the conventional silicon CMOS devices.
Finally, we introduce an equivalent circuit model for the
DQD structures in order to simulate the electron transport
theoretically. It has a good agreement with our experimental
data.
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48202. Device Structure and Fabrication Process
Figure 1(a) shows the schematic illustration of the Si
DQD structure. The DQD structure is connected to the
source and drain leads because we would like to observe the
change of electrostatic coupling as the tunneling current
through the DQD structure. At the narrow regions in the
DQD structure, which are indicated by using the black
arrows shown in Fig. 1(a), the bottom of the conduction
band is expected to rise due to the quantum-mechanical size
eﬀect. These potential barriers are presumably the origin of
forming three tunnel junctions of the DQD structure. We
carefully designed multiple side gate electrodes with sharp
tips located in the vicinity of the tunnel junction between
DQDs. The role of Gate 1 and Gate 2 is to change the
electrochemical potential of the left dot and the right dot,
respectively, whereas the role of Gate 3 is the modulation of
electrostatic coupling, although Gate 3 changes the electro-
chemical potential of the DQD structure.
The DQD structures were deﬁned on the heavily doped
silicon-on-insulator (SOI) of about 40nm and the buried
oxide (BOX) of 200nm in thickness. First, a 40-nm-thick
SOI ﬁlm, whose thickness was reduced via thermal
oxidation at 1100  C for 75min, was doped heavily by ion
implantation (n-type, phosphorous, doping concentration
 1   1020 cm 3). The DQD structures were then patterned
using high-resolution electron beam lithography (EBL) with
the ZEP520A positive resist. The electron cyclotron reso-
nance reactive ion etching was used to transfer the resist
pattern onto the SOI layer, and CF4 was used as etching gas.
Thermal oxidation was then done for 30 or 40min at
1000  C in order to passivate the surface states and reduce
the dot size. Finally, Ohmic contacts were formed by
evaporating about 300-nm-thick Al. Figure 1(b) shows the
scanning electron micrograph (SEM) image of the DQD
structure, which has an oxidation time of 40min at 1000  C
after EBL.
3. Experimental Results and Discussion
All measurements of the DQD structures were performed
using the Hewlett-Packard 4156A parameter analyzer at the
temperature of 4.2K in liquid helium. We characterized the
three DQD devices (DQD A, DQD B, and DQD C) which
have diﬀerent fabrication conditions as shown in Table I.
DQD A, B, and C have 30, 40, and 40min oxidation time
after EBL, respectively. With the increase of the oxidation
time, the bottom of the conduction band in the interdot
region becomes high due to the reduction of the size, leading
the weak coupling between the two dots. DQD A and B have
the same DQD design, whereas DQD C has the stronger
constriction in the interdot region than DQD A and B. We
intended to realize the three diﬀerent coupling regimes
(weak, intermediate, and strong) between the two dots.
Figures 2(a)–2(c) show the gray-scale plots of the source–
drain current, Isd, as a function of the two side gate voltages
in DQD A, B, and C, respectively. In the case of DQD A,
the voltages of Gate 1 and Gate 3 electrode are used
(Vg1 and Vg3), and the source–drain voltage, Vsd,i s1 m V
[Fig. 2(a)]. The current peak lines are almost parallel with
each other. This fact indicates that a single quantum dot
is responsible for the current oscillation because the
coupling between DQDs is so strong. This is the strong
coupling regime. The current oscillation in the center region
of Fig. 2(a) is smeared because of another oscillation.
Figure 3(a) shows the Isd versus Vg1 characteristics of
DQD A, where Vsd is 2.5mV. There are two types of
Coulomb oscillations, which have a long and small period,
respectively. The short period oscillation corresponds to the
characteristics shown in Fig. 2(a) because the short period
reﬂects the strong coupling between the gate and the
charging island, and the size of the associated charging
island should be relatively large, which should be deﬁned by
the entire DQD geometry. We then plot Isd as a function of
Vg1 and Vg3 in wide range, where Vsd ¼  5mV, as shown in
Gate1 Gate2 Gate3
Box
SOI
Si substrate
Gate 1 Gate 2 Gate 3
Source Drain
200 nm
(a) (b)
Narrow regions
Fig. 1. (Color online) (a) The schematic image of the DQD structure. Three side gate electrodes are aligned on one side. (b) SEM
image of the DQD structure with the 40min oxidation time at 1000  C after EBL.
Table I. Fabrication condition and the coupling at the interdot region of
the three diﬀerent DQD devices.
Oxidation time
after EBL (min)
Constriction Coupling
DQD A 30 Weak Weak
DQD B 40 Weak Intermediate
DQD C 40 Strong Strong
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4821Fig. 3(b). We observed several hexagonal charge stability
regions as indicated by the black region. However, the long-
period oscillations have obviously random peaks, and the
charge triple point is not seen clearly. Therefore, the origin
of the long-period oscillation may be multiple islands
formed naturally by the potential of random impurities or
defects. The smearing of the current peaks in Fig. 2(a)
results from such long-period oscillation.
In the case of DQD B, the voltages of Gate 1 and Gate 2
electrode (Vg1 and Vg2) are used, and Vsd is 0.2mV
[Fig. 2(b)]. Because the interdot coupling in the DQD is
reduced by oxidation, we observed successfully the hexag-
onal charge stability region of the DQD structure, which
indicates that the intermediate coupling is realized.11) In the
black region, the charges on each dot are stable. The current
peaks appear at not only the charge triple points but also at
the boundary of the charge stability region in Fig. 2(b).
Since the constrictions of the DQDs are weak, leading the
relatively strong electrostatic coupling between the DQD
and the leads, the charging energies of each dot, which is
(a)
Isd(nA) Isd(pA)
(b)
Isd(pA)
(c)
Fig. 2. The gray-scale plot of Isd vs the two side gate voltages of the DQD structure with diﬀerent interdot couplings. (a) The strong
interdot coupling device is oxidized for 30min at 1000  C after EBL. Gate 1 and Gate 3 are used and Vsd ¼ 1mV. (b) The
intermediate intedot coupling device is oxidized for 40min at 1000  C after EBL. Gate 1 and Gate 2 are used and Vsd ¼ 0:2mV.
(c) The weak intedot coupling device is oxidized for 40min at 1000  C after EBL. Gate 1 and Gate 2 are used and Vsd ¼ 2mV. This
device has a stronger constriction at the interdot region.
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Fig. 3. The electrical characteristics of the ﬁrst DQD device (strong coupling), which has a 30min oxidation time at 1000  C after
EBL. (a) The Isd vs Vg1 characteristics, where Vsd ¼ 2:5mV. (b) The gray-scale image of the Isd vs Vg1 and Vg3 characteristics,
where Vsd ¼  5mV.
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4822represented as Ec1 and Ec2 (see Appendix), are small. As
a result, the thermal ﬂuctuation current appears at the
boundary of the charge stability region. Its current may also
contain co-tunneling current.
In the case of DQD C, Vg1 and Vg2 are used and Vsd is
2mV [Fig. 2(c)]. We observed the weak interdot coupling
regime, in which the adjacent two charge triple points almost
merge by making the interdot constriction stronger than that
in DQD A and B. The island size is smaller than that of
DQD A and B due to the strong constriction, and the thermal
ﬂuctuation current at the boundary of the charge stability
region almost disappears. We realize the three diﬀerent
interdot coupling regimes in the DQD structure only by
optimizing the structure design and thermal oxidation
condition.
Subsequently, we choose the intermediate coupling device
(DQD B) and apply the negative voltage at Gate 3 for
controlling the electrostatic coupling in the DQD structures.
In Fig. 4, the Isd versus Vg1   Vg2 characteristics in DQD B
are shown, where Vsd ¼ 0:2mV and Vg3 is changed from 0
[Fig. 4(a)] to  100mV [Fig. 4(b)]. Figure 4(a) shows the
same data as those in Fig. 2(b). Judging from the similarity
of the entire current property between Figs. 4(a) and 4(b),
the white squares indicate the same charge triple point.
Figures 4(c) and 4(d) show the extended ﬁgures correspond-
ing to the white square in Figs. 4(a) and 4(b), respectively,
where the plot color is diﬀerent. First, increasing the
negative voltage of Vg3 results in the shift of the charge
triple point to the upper right way because negative Vg3
increases the electrochemical potential of each dot. Second,
the current peaks at the boundary of the hexagonal region
decrease with the increase of the negative gate voltage
because of the change of the electrostatic coupling in the
DQD structure. An electrostatic barrier is formed by the
negative gate voltage, and the coupling between DQDs
becomes weak. As a result, the charging energy becomes
large, and the thermal ﬂuctuation current decreases. Because
the current peaks at the boundary, which are relevant to the
electron number in the right dot [see the white arrows in
Figs. 4(a) and 4(b)], mainly disappear in this device, the
total capacitance of the left dot decreases more than that of
the right dot.12) Finally, the separation of the charge triple
points merges with the increase of the negative gate voltage
as shown clearly in Figs. 4(c) and 4(d). The interdot
electrostatic coupling was modulated successfully from the
intermediate-coupling state to the weak-coupling state by
using the gate voltage. An applied voltage of as small as
100mV was needed to change the DQD coupling state. This
is about one order of magnitude smaller than those reported
for other top-gate devices.9,10) This is because the DQD
structure initially has the intermediate coupling. The interdot
coupling is roughly controlled by fabricating the DQD
structure geometrically, and then we can precisely modulate
the coupling in the DQD by applying the small voltage. This
is a very useful technique for future integration with Si SOI
CMOS structures because of its low-power consumption.
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Fig. 4. (Color online) (a, b) The Isd vs Vg1 and Vg2 characteristics of the second DQD device (intermediate coupling) with the 40min
oxidation time at 1000  C after EBL, where Vsd ¼ 0:2mV and Vg3 ¼ 0,  100mV, respectively. (c, d) The extended ﬁgures
corresponding to the white square as shown in (a) and (b), respectively. The plot color is diﬀerent to clearly show the change in the
characteristics.
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48234. Equivalent Circuit Simulation
In order to conﬁrm the validity of the argument presented
in the previous section, we simulated the electron transport
properties in the DQD structure by using an electron circuit
simulator based on Monte Carlo technique. The tuning of the
electrostatic potential of the DQD structure by the side gate
voltage can be realized eﬀectively by changing the tunneling
capacitances. First, the gate capacitances should be esti-
mated. Figure 5(a) shows the equivalent circuit of the DQD
structures, which have the cross-coupling between Gate 1(2)
and Dot 2(1). In this model, gate capacitances are calculated
as follows (a full derivation is shown in Appendix):
Cg1(2)d1(2) ¼
 Vd
g2(1)
 Vd
g1 Vd
g2    V
g
g1 V
g
g2
jej; ð1Þ
Cg1(2)d2(1) ¼
 V
g
g2(1)
 Vd
g1 Vd
g2    V
g
g1 V
g
g2
jej; ð2Þ
where  Vd
g1(2) and  V
g
g1(2) are the spacings between the two
adjacent charge triple points [see Fig. 5(b)]. In the case of
Figs. 2(b) and 2(c), we estimate the gate capacitances of the
DQD structures by using eqs. (1) and (2). From Fig. 2(b),
the gate capacitances of the DQD structure are as follows:
Cg1d1 ¼ 4:15aF, Cg2d2 ¼ 4:81aF, Cg1d2 ¼ 0:87aF, and
Cg2d1 ¼ 2:84aF. Similarly, from Fig. 2(c), the gate capaci-
tances of the DQD structure are as follows: Cg1d1 ¼ 2:08
aF, Cg2d2 ¼ 2:70aF, Cg1d2 ¼ 0:89aF, and Cg2d1 ¼ 1:95aF.
Since Fig. 2(a) shows the single dot property, we estimate
the gate capacitances simply by using the current peak
spacings in such way that the simulated data conform to
the experimental data as follows: Cg1d1 ¼ 1:20aF, Cg2d2 ¼
1:50aF, Cg1d2 ¼ 0:30aF, and Cg2d1 ¼ 0:30aF. Then the
ratio between the total capacitance C1ð2Þ (see Appendix) and
interdot capacitance Cm is calculated as follows:
C1ð2Þ
Cm
¼
jej
Cg2(1)d2(1) Vm
g2(1)
 
Cg2(1)d1(2)
Cg2(1)d2(1)
ð3Þ
where  Vm
g1(2) is the spacing shown in Fig. 5(b) (a full
derivation is shown in Appendix). However, it is diﬃcult to
estimate the total capacitance from the experimental data
because the thermal ﬂuctuation smears the separation of the
charge triple point. Therefore, we selected the reasonable
value of the total capacitances (several tens of aF) from
Coulomb blockade characteristics.
Figures 6(a)–6(c) show the simulation results that corre-
spond to the DQD structure shown in Figs. 2(a)–2(c),
respectively. By choosing the appropriate value of the total
capacitances, the simulation data show good agreement with
the experimental electron transport property. This indicates
that our equivalent circuit model is reasonable, and our
structures act as the DQD structure. The current level in the
simulation data of Figs. 6(b) and 6(c) is larger than the
experimental one. This is probably because the series
resistances in the semiconductor leads are not taken into
account in the simulation model. As shown in Fig. 4(b), the
voltage of Gate 3 reduces the total capacitance of the left dot
mainly, as stated above. To conﬁrm this phenomenon, we
reduce the total capacitance of the left dot more than the
right dot. Figure 6(d) shows a similar simulation of
Fig. 6(b), in which the only diﬀerence is the total capaci-
tance of the DQD. The total capacitances of the left and
the right dot are 51.9 and 50.7aF as shown in Fig. 6(b), and
24.9 and 40.7aF as shown in Fig. 6(d), respectively. The
peak current of the boundaries successfully disappears.
This is one evidence that the negative gate voltage of
Gate 3 modulates the electrostatic coupling in the DQD
structure.
5. Conclusions
We have demonstrated the modulation of electrostatic
coupling in the silicon DQD structure as the change of
tunneling current. The modulation of electrostatic coupling
in the DQD expected to improve the qubit operation and the
QCA switching. We realized the three regimes of interdot
coupling (weak, intermediate, and strong coupling) in the
(a) (b)
Fig. 5. (a) The equivalent circuit of the DQD structure. (b) The schematic stability diagram of the DQD system with the cross-coupling
of the gate. The black and white points are charge triple points. ðN1;N2Þ indicate the equilibrium charge number on each dot.
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4824DQD structure only by optimizing the DQD design and
thermal oxidation condition. We then demonstrated electro-
static coupling in the DQD by applying a small voltage on
the side gate such as  100mV. Furthermore, our device has
a compact DQD structure, and its fabrication process is
compatible with the Si SOI CMOS process. This device
is suitable for future integration with Si CMOS devices
because of its low-power consumption and its compact
design. In addition, we show the calculation of the DQDs’
capacitances, and the theoretical electron transport property
in the equivalent circuit simulation demonstrates good
agreement with the experimental data. The simulation for
the modulation of electrostatic coupling by the side gate
voltage was also realized eﬀectively by changing the
tunneling capacitances.
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Appendix
First, we calculate the electrostatic energy UðN1;N2Þ of
the DQD system as shown in Fig. 5(a), which is the same
method as that of ref. 13. Then the electrochemical
potentials  1ð2ÞðN1;N2Þ of dot 1(2) are given by
 1ðN1;N2Þ UðN1;N2Þ UðN1   1;N2Þ
¼ N1  
1
2
  
EC1 þ N2ECm  
1
jej
½ðCg1d1EC1 þ Cg1d2ECmÞVg1
þð Cg2d2ECm þ Cg2d1EC1ÞVg2 þð Cg3d1EC1 þ Cg3d2ECmÞVg3 
 2ðN1;N2Þ UðN1;N2Þ UðN1;N2   1Þ
¼ N2  
1
2
  
EC2 þ N1ECm  
1
jej
½ðCg1d1ECm þ Cg1d2EC2ÞVg1
þð Cg2d2EC2 þ Cg2d1ECmÞVg2 þð Cg3d1ECm þ Cg3d2EC2ÞVg3 
ðA:1Þ
Isd(pA) Isd(pA)
Isd(pA)
(c)
(b)
(d)
Isd(nA)
(a)
Fig. 6. The simulated Isd vs Vg1 and Vg2 characteristics of the DQD structure. (a) The gate capacitances are as follows: Cg1d1 ¼ 1:20aF,
Cg2d2 ¼ 1:50aF, Cg1d2 ¼ 0:30aF, Cg2d1 ¼ 0:30aF. The total capacitances are as follows: C1 ¼ 91:5aF, C2 ¼ 91:8aF. The interdot
capacitance is 65.0aF. (b) The gate capacitances are as follows: Cg1d1 ¼ 4:15aF, Cg2d2 ¼ 4:81aF, Cg1d2 ¼ 0:87aF, Cg2d1 ¼ 2:84aF.
The total capacitances are as follows: C1 ¼ 51:9aF, C2 ¼ 50:7aF. The interdot capacitance is 18aF. (c) The gate capacitances are
as follows: Cg1d1 ¼ 2:08aF, Cg2d2 ¼ 2:70aF, Cg1d2 ¼ 0:89aF, Cg2d1 ¼ 1:95aF. The total capacitances are as follows: C1 ¼ 23:8aF,
C2 ¼ 18:9aF. The interdot capacitance is 1.83aF. (d) The gate capacitances are as follows: Cg1d1 ¼ 4:15aF, Cg2d2 ¼ 4:81aF,
Cg1d2 ¼ 0:87aF, Cg2d1 ¼ 2:84aF. The total capacitances are as follows: C1 ¼ 24:9aF, C2 ¼ 40:7aF. The interdot capacitance is
8aF.
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EC1 ¼ e2 C2
C1C2   C2
m
; EC2 ¼ e2 C1
C1C2   C2
m
; ECm ¼ e2 Cm
C1C2   C2
m
ðA:2Þ
and
C1 ¼ CL þ Cm þ Cg1d1 þ Cg2d1 þ Cg3d1
C2 ¼ CR þ Cm þ Cg1d2 þ Cg2d2 þ Cg3d2
ðA:3Þ
From the conditions of  1ðN1 þ 1;N2Þ¼0 and  2ðN1;N2 þ 1Þ¼0, we obtain the equations for the boundary of the
hexagonal region as marks A and B in Fig. 5(b), respectively. The intersection of line A and line B [Vg1ðN1;N2Þ, Vg2ðN1;N2Þ]
in Fig. 5(b) is calculated as follows:
Vg1(2)ðN1;N2Þ¼
jej
Cg1d1Cg2d2   Cg1d2Cg2d1
ðCg2(1)d2(1)N1ð2Þ   Cg2(1)d1(2)N2ð1ÞÞþconst: ðA:4Þ
Considering that Cg1(2)d1(2) is larger than Cg1(2)d2(1), we can derive the separation between the adjacent triple point as follows:
 V
(d)
g1 ¼ Vg1ðN1 þ 1;N2Þ Vg1ðN1;N2Þ
 V
(g)
g1 ¼ Vg1ðN1;N2Þ Vg1ðN1;N2 þ 1Þ
 V
(d)
g2 ¼ Vg2ðN1;N2 þ 1Þ Vg2ðN1;N2Þ
 V
(g)
g2 ¼ Vg2ðN1;N2Þ Vg2ðN1 þ 1;N2Þ
ðA:5Þ
Solving eqs. (A·4) and (A·5), we obtain eqs. (1) and (2).
From
 1ðN1;N2;Vg1;Vg2Þ¼ 1ðN1;N2 þ 1;Vg1 þ  Vm
g1;Vg2Þ
 2ðN1;N2;Vg1;Vg2Þ¼ 2ðN1 þ 1;N2;Vg1;Vg2 þ  Vm
g2Þ
ðA:6Þ
we obtain eq. (3).
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